

Specification

Active Optical Cable

800G OSFP Product

(Preliminary)



TES-K18H8-X81##

↑ Length (meter)

Ordering Information:

Model Name	TES-K18H8-X81##	Note
Voltage	3.3V	
Device type	850nm VCSEL / GaAs PIN	
Interface	CML/CML	
Temperature	0°C ~ +70°C	
Latch Color	Beige 	

■ Features

- Compliant with 800GAUI-8 specification
- Compliant CMIS 5.2
- Supports 850Gb/s aggregate bit rate
- Power consumption of max 16W per cable end
- Hot pluggable electrical interface
- RoHS Compliance

■ Applications

- 800G Ethernet
- Data center

■ Absolute Maximum Rating

Not necessarily applied together. Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied.

Parameter	Symbol	Min	Max	Unit	Note
Storage Temperature	Ts	-40	85	°C	
3.3V Power Supply Voltage	Vcc	-0.5	3.6	V	
Relative Humidity	RH	15	85	%	
Receiver Damage Threshold, per Lane	PRdmg	5		dBm	

■ Recommended Operating Conditions

Parameter	Min	Typ.	Max.	Unit	Note
Operating Case Temperature	0		70	°C	
Power Supply Voltage	3.135	3.3	3.465	V	
Total Power Consumption			16	W	
Supply Current per end			5.1	A	
Bit Rate			850	Gbps	
I2C Clock Frequency	0		1000	KHz	

Electrical Characteristics

Parameter	Min	Typ.	Max.	Unit	Note
Pre FEC Bit Error Ratio			2.4E-4		
Post FEC Bit Error Ratio			1E-12		
Transmitter (each Lane)					
Differential pk-pk Input Voltage tolerance	750			mV	
Differential Termination Mismatch			10	%	
Eye height	10			mV	
Common-mode to differential-mode return loss	IEEE802.3ck Equation (120G-1)			dB	
Vertical eye closure			12	dB	
Effective return loss	7.3			dB	
Transition Time	10			ps	
Receiver (each Lane)					
Differential data output swing	300		900	mVpp	
Differential termination mismatch			10	%	
Eye height	15			mV	
Vertical eye closure			12	dB	
Common-mode to differential-mode return loss	IEEE802.3ck Equation (120G-1)				
Effective return loss	8.5			dB	
Transition time	8.5			ps	

OSFP Module Pad Assignments and Descriptions

Top Side (viewed from top)

60	GND	
59	TX1p	
58	TX1n	
57	GND	
56	TX3p	
55	TX3n	
54	GND	
53	TX5p	
52	TX5n	
51	GND	
50	TX7p	
49	TX7n	
48	GND	
47	SDA	
46	VCC	
45	VCC	
44	INT/RSTn	
43	GND	
42	RX8n	
41	RX8p	
40	GND	
39	RX6n	
38	RX6p	
37	GND	
36	RX4n	
35	RX4p	
34	GND	
33	RX2n	
32	RX2p	
31	GND	

----- Module Card Edge -----

Bottom Side (viewed from bottom)


	GND	1
	TX2p	2
	TX2n	3
	GND	4
	TX4p	5
	TX4n	6
	GND	7
	TX6p	8
	TX6n	9
	GND	10
	TX8p	11
	TX8n	12
	GND	13
	SCL	14
	VCC	15
	VCC	16
	LPWn/PRSn	17
	GND	18
	RX7n	19
	RX7p	20
	GND	21
	RX5n	22
	RX5p	23
	GND	24
	RX3n	25
	RX3p	26
	GND	27
	RX1n	28
	RX1p	29
	GND	30

Pin	Logic	Symbol	Description	Plug Sequence	Notes
1	GND	GND	Ground	1	
2	CML-I	Tx2p	Transmitter Non-Inverted Data Input	3	
3	CML-I	Tx2n	Transmitter Inverted Data Input	3	
4	GND	GND	Ground	1	
5	CML-I	Tx4p	Transmitter Non-Inverted Data Input	3	
6	CML-I	Tx4n	Transmitter Inverted Data Input	3	
7	GND	GND	Ground	1	
8	CML-I	Tx6p	Transmitter Non-Inverted Data Input	3	
9	CML-I	Tx6n	Transmitter Inverted Data Input	3	
10	GND	GND	Ground	1	
11	CML-I	Tx8p	Transmitter Non-Inverted Data Input	3	
12	CML-I	Tx8n	Transmitter Inverted Data Input	3	
13	GND	GND	Ground	1	
14	LVCOMS	SCL	2-wire Serial Interface Clock	3	Open-Drain with pull- up resistor on Host
15	VCC	VCC1	+3.3V Power Supply	2	
16	VCC	VCC1	+3.3V Power Supply	2	
17	Muti-Level	LPWn/PRSn	Low-Power Mode / Module Present	3	
18	GND	GND	Ground	1	
19	CML-O	Rx7n	Receiver Inverted Data Output	3	
20	CML-O	Rx7p	Receiver Non-Inverted Data Output	3	
21	GND	GND	Ground	1	
22	CML-O	Rx5n	Receiver Inverted Data Output	3	
23	CML-O	Rx5p	Receiver Non-Inverted Data Output	3	
24	GND	GND	Ground	1	
25	CML-O	Rx3n	Receiver Inverted Data Output	3	
26	CML-O	Rx3p	Receiver Non-Inverted Data Output	3	
27	GND	GND	Ground	1	
28	CML-O	Rx1n	Receiver Inverted Data Output	3	
29	CML-O	Rx1p	Receiver Non-Inverted Data Output	3	
30	GND	GND	Ground	1	


31	GND	GND	Ground	1	
32	CML-O	Rx2p	Receiver Non-Inverted Data Output	3	
33	CML-O	Rx2n	Receiver Inverted Data Output	3	
34	GND	GND	Ground	1	
35	CML-O	Rx4p	Receiver Non-Inverted Data Output	3	
36	CML-O	Rx4n	Receiver Inverted Data Output	3	
37	GND	GND	Ground	1	
38	CML-O	Rx6p	Receiver Non-Inverted Data Output	3	
39	CML-O	Rx6n	Receiver Inverted Data Output	3	
40	GND	GND	Ground	1	
41	CML-O	Rx8p	Receiver Non-Inverted Data Output	3	
42	CML-O	Rx8n	Receiver Inverted Data Output	3	
43	GND	GND	Ground	1	
44	Muti-Level	INT/RSTn	Module Interrupt / Module Reset	3	
45	VCC	VCC1	+3.3V Power Supply	2	
46	VCC	VCC1	+3.3V Power Supply	2	
47	LVC MOS	SDA	2-wire Serial Interface Data	3	Open-Drain with pull-up resistor on Host
48	GND	GND	Ground	1	
49	CML-I	Tx7n	Transmitter Inverted Data Input	3	
50	CML-I	Tx7p	Transmitter Non-Inverted Data Input	3	
51	GND	GND	Ground	1	
52	CML-I	Tx5n	Transmitter Inverted Data Input	3	
53	CML-I	Tx5p	Transmitter Non-Inverted Data Input	3	
54	GND	GND	Ground	1	
55	CML-I	Tx3n	Transmitter Inverted Data Input	3	
56	CML-I	Tx3p	Transmitter Non-Inverted Data Input	3	
57	GND	GND	Ground	1	
58	CML-I	Tx1n	Transmitter Inverted Data Input	3	
59	CML-I	Tx1p	Transmitter Non-Inverted Data Input	3	
60	GND	GND	Ground	1	

Module Outline

(Unit: mm)



Memory Map



■ Contact Information

Formerica OptoElectronics Inc.

5F-11, No.38, Taiyuan St., Zhubei City,

Hsinchu County 30265, Taiwan

Tel: +886-3-5600286 Fax: +886-3-5600239

inquiry@formericaoe.com

www.formericaoe.com

■ Revision History

Date	Version	Description
4/1/2024	0.1	Preliminary release